Programming the Xeon Phi

February 6, 2015

8:00 am - 5:00 pm

ROC 1.900

Over the past few years, the use of heterogeneous architectures in HPC at the large scale has become increasingly common. One exciting new technology for HPC is the Intel Xeon Phi co-processor also known as the MIC. The Xeon Phi is x86 based, hosts its own Linux OS, and is capable of running most codes with little porting effort. However, the MIC architecture has significant features that are different from that of current x86 CPUs, and attaining optimal performance requires an understanding of possible execution models and the architecture.

Experienced C/C++ and Fortran programmers will be introduced to techniques essential for utilizing the MIC architecture efficiently. Multiple lectures and hands-on exercises will be used to acquaint attendees with the MIC platform and to explore the different execution modes as well as parallelization and optimization through example testing and reports. All exercises will be executed on the Stampede system at the Texas Advanced Computing Center (TACC). Stampede features more than 2PF of performance using 100,000 Intel Xeon E5 cores and an additional 7+ PF of performance from more than 6,400 Xeon Phi.


Introduction: 8:00am - 9:45am

Native:         10:00am - 11:45am

Lunch break

Offload:        1:00pm - 2:45pm

Symmetric:   3:00pm - 4:45pm
Lecture Slides
Lab Slides

Registration is closed.

Link to Online Chat Support


Morning Webcast:

Afternoon Webcast:




Jason Allison
Advanced Scientific Computing
Senior Program Coordinator